

## CLAIMS

*What is claimed is:*

- 5 ~~5B1~~ 1. A method for etching a feature with minimal RIE lag in an integrated circuit wafer incorporating at least one layer of organosilicate glass dielectric, the method comprising:
- 10 positioning the wafer in a reaction chamber;
- introducing a flow of etchant gas mixture including C<sub>4</sub>F<sub>8</sub> and CF<sub>4</sub> into the
- reaction chamber; and
- striking a plasma with the etchant gas in the reaction chamber.

09638021-10320